## IN THE SPECIFICATIONS

Please replace the paragraph starting on page 1, line 6 of the specification with the following paragraph:

This application is related to and incorporates by reference herein the commonly owned co-pending U.S. Patent Application Serial Number 6,633,989 XX,XXX,XXX, entitled "Method and Mechanism fro Synchronizing a Slave's Timer To A Master's Timer," inventor Jack B. Hollins, filed November 30, 1999, attorney docket number M-8009 US.

Please replace the paragraph starting on page 5, line 15 of the specification with the following paragraph:

In accordance to IEEE 1394 standard, one node among a

number of nodes interconnected by a shared bus is responsible for time distribution to the other nodes. This node is known as the cycle master. Periodically the cycle master transmits a cycle start packet that is used by other nodes on the IEEE 1394 bus to synchronize their local clocks (also called "CYCLE\_TIME register") and define the start of the phase in which only isochronous packets can be transmitted (also called "isochronous phase"). For an exemplary CYCLE\_TIME register, see U.S. Patent Application Serial

B2

Number 6,633,989 XX/XXX,XXX, entitled "Method and Mechanism for Synchronizing a Slave's Timer To A Master's Timer," by inventor Jack B. Hollins, filed November 30, 1999, attorney docket number M-8009 U.S. which is incorporated by reference above.

Please replace the paragraph starting on page 14, line 28 of the specification with the following paragraph:

B3

For an exemplary cycle control 68, see U.S. Patent Application Serial Number 6,633,989 XX/XXX,XXX, entitled "Method and Mechanism for Synchronizing A Slave's Timer To A Master's Timer," by inventor Jack B. Hollins, filed November 30, 1999, attorney docket number M-8009 US, which is incorporated herein by reference in its entirety. Note that another cycle control is used in another embodiment. Furthermore, in yet another embodiment, application logic 4 drives signal Refresh\_conditions active under other conditions, such as availability of data following the above-described "late packet."